Posted by Charan Teja on Mar 5, 2014 in VLSI | 2 comments
There are no specific sanity checks but the following should be clean.
1. Gate level simulation
2. RTL-gate equivalency checking
3. Usually most PnR tools cannot accept assign statements.
4. SDC review – This will be an iterative process
Was this answer helpful?
Thanks for the answers !
Enter your WordPress.com blog URL
Your email address will not be published. Required fields are marked *
© 2012 VLSI Pro. All Rights Reserved.